Embedded Computer Systems: Architectures, Modeling, and Simulation 24th International Conference, SAMOS 2024, Samos, Greece, June 29 – July 4, 2024, Proceedings, Part I /

The two-volume set LNCS 15226 and 15227 constitutes the refereed proceedings of the 24th International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation, SAMOS 2024, held in Samos, Greece, during June 29–July 4, 2024. The 24 full papers, 10 full papers in 2 special ses...

Celý popis

Uloženo v:
Podrobná bibliografie
Korporativní autor: SpringerLink (Online service)
Další autoři: Carro, Luigi (Editor), Regazzoni, Francesco (Editor), Pilato, Christian (Editor)
Médium: Elektronický zdroj E-kniha
Jazyk:angličtina
Vydáno: Cham : Springer Nature Switzerland : Imprint: Springer, 2025.
Vydání:1st ed. 2025.
Edice:Lecture Notes in Computer Science, 15226
Témata:
On-line přístup:https://doi.org/10.1007/978-3-031-78377-7
Tagy: Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
Obsah:
  • -- FAA+RTS: Designing Fault-Aware Adaptive Real-Time Systems - From Specification to Execution.
  • Experimental Assessment and Biaffine Modeling of the Impact of Ambient Temperature on SoC Power Requirements.
  • EPIC-Q : Equivalent-Policy Invariant Comparison enhanced transfer Q learning for run-time SoC performance-power optimization.
  • Accelerating Depthwise Separable Convolutions on Ultra-Low-Power Devices.
  • It’s all about PR - Smart Benchmarking AI Accelerators using Performance Representatives.
  • Travel Time-Based Task Mapping for NoC-Based DNN Accelerator.
  • HW-EPOLL: Hardware-Assisted User Space Event Notification for Epoll Syscall.
  • SIZALIZER: Multilevel Analysis Framework for Object Size Optimization.
  • SafeFloatZone: Identify Safe Domains for Elementary Functions.
  • Radar Object Detection on a Vector Processor using Sparse Convolutional Neural Networks.
  • Optimizing QAM Demodulation with NEON SIMD and Algorithmic Ap proximation Techniques.
  • A Novel Chaining-Based Indirect Addressing Mode in a Vertical Vector Processor.
  • AutoSync Framework for expressing Synchronization Intentions in Multi threaded Programs.
  • HyRPF: Hybrid RRAM Prototyping on FPGA.
  • GLoRia: An Energy-Efficient GPU-RRAM System Stack for Large Neural Networks.
  • Evaluating the Impact of Racetrack Memory Misalignment Faults on BNNs Performance.
  • NanoSoftController: A Minimal Soft Processor for System State Control in FPGA Systems.