Workload Dependent Mitigation Approaches for Performance Variability Ensuring Timing Guarantees of Integrated Circuits /

This book provides a holistic view of workload-dependent mitigation techniques for performance variability. The authors describe the use of design-time profiling information to reduce the uncertainties in future execution time calculation at run time, thereby offering the best option for minimizing...

Deskribapen osoa

Gorde:
Xehetasun bibliografikoak
Egile Nagusiak: Lin, Ji-Yung (Egilea), Noltsis, Michalis (Egilea), Soudris, Dimitrios (Egilea), Catthoor, Francky (Egilea)
Erakunde egilea: SpringerLink (Online service)
Formatua: Baliabide elektronikoa eBook
Hizkuntza:ingelesa
Argitaratua: Cham : Springer Nature Switzerland : Imprint: Springer, 2025.
Edizioa:1st ed. 2025.
Gaiak:
Sarrera elektronikoa:https://doi.org/10.1007/978-3-031-85624-2
Etiketak: Etiketa erantsi
Etiketarik gabe, Izan zaitez lehena erregistro honi etiketa jartzen!

MARC

LEADER 00000nam a22000005i 4500
001 978-3-031-85624-2
003 DE-He213
005 20260810155025.0
007 cr nn 008mamaa
008 250529s2025 sz | o |||| 0|eng d
020 |a 9783031856242  |9 978-3-031-85624-2 
024 7 |a 10.1007/978-3-031-85624-2  |2 doi 
050 4 |a TK7867-7867.5 
072 7 |a TJFC  |2 bicssc 
072 7 |a TEC008010  |2 bisacsh 
072 7 |a TJFC  |2 thema 
082 0 4 |a 621.3815  |2 23 
100 1 |a Lin, Ji-Yung.  |e author.  |4 aut  |4 http://id.loc.gov/vocabulary/relators/aut 
245 1 0 |a Workload Dependent Mitigation Approaches for Performance Variability  |h [electronic resource] :  |b Ensuring Timing Guarantees of Integrated Circuits /  |c by Ji-Yung Lin, Michalis Noltsis, Dimitrios Soudris, Francky Catthoor. 
250 |a 1st ed. 2025. 
264 1 |a Cham :  |b Springer Nature Switzerland :  |b Imprint: Springer,  |c 2025. 
300 |a 1 online resource (XIV, 179 p. 104 illus.).  |b 86 illus. in color. 
336 |a text  |b txt  |2 rdacontent 
337 |a computer  |b c  |2 rdamedia 
338 |a online resource  |b cr  |2 rdacarrier 
341 0 |b Table of contents navigation  |2 onix 
341 0 |b Single logical reading order  |2 onix 
341 0 |b Short alternative textual descriptions  |2 onix 
341 0 |b Use of color is not sole means of conveying information  |2 onix 
341 0 |b Use of high contrast between text and background color  |2 onix 
341 0 |b Next / Previous structural navigation  |2 onix 
341 0 |b All non-decorative content supports reading without sight  |2 onix 
347 |a text file  |b PDF  |2 rda 
505 0 |a Chapter 1. Introduction -- Chapter 2. Variability in Integrated Circuits -- Chapter 3. Mitigation Approaches for Performance Variability: State-of-the-Art -- Chapter 4. Mitigating Performance Variability Using System and Adaptive Scenarios -- Chapter 5. Workload-Dependent Multi-Timescale Mitigation Approach for Performance Variability: Theory -- Chapter 6. Workload-Dependent Multi-Timescale Mitigation Approach for Performance Variability: Experiments -- Chapter 7. Cross-Layer Reliability and VariabilityMitigation Framework: Theory -- Chapter 8. Cross-Layer Reliability and VariabilityMitigation Framework: Experiments -- Chapter 9. Conclusion and Future Work. 
520 |a This book provides a holistic view of workload-dependent mitigation techniques for performance variability. The authors describe the use of design-time profiling information to reduce the uncertainties in future execution time calculation at run time, thereby offering the best option for minimizing system costs while reducing missed deadlines. Readers are introduced to an approach that combines dynamic voltage and frequency scaling (DVFS) with heterogeneous datapaths (HDP), enabling users to tackle performance variability of multiple timescales down to the sub-millisecond level. Provides a holistic view of workload-dependent mitigation techniques for performance variability; Introduces heterogeneous datapaths, improving time granularity of mitigation from the milliseconds to microseconds ; Combines dynamic voltage and frequency scaling with heterogeneous datapaths, enhancing variability mitigation. 
532 8 |a Accessibility summary: This PDF does not fully comply with PDF/UA standards, but does feature limited screen reader support, described non-text content (images, graphs), bookmarks for easy navigation and searchable, selectable text. Users of assistive technologies may experience difficulty navigating or interpreting content in this document. We recognize the importance of accessibility, and we welcome queries about accessibility for any of our products. If you have a question or an access need, please get in touch with us at accessibilitysupport@springernature.com. 
532 8 |a No reading system accessibility options actively disabled 
532 8 |a Publisher contact for further accessibility information: accessibilitysupport@springernature.com 
588 |a Print version record. 
650 0 |a Electronic circuit design. 
650 0 |a Embedded computer systems. 
650 0 |a Logic design. 
650 1 4 |a Electronics Design and Verification. 
650 2 4 |a Embedded Systems. 
650 2 4 |a Logic Design. 
700 1 |a Noltsis, Michalis.  |e author.  |4 aut  |4 http://id.loc.gov/vocabulary/relators/aut 
700 1 |a Soudris, Dimitrios.  |e author.  |0 (orcid)0000-0002-6930-6847  |1 https://orcid.org/0000-0002-6930-6847  |4 aut  |4 http://id.loc.gov/vocabulary/relators/aut 
700 1 |a Catthoor, Francky.  |e author.  |4 aut  |4 http://id.loc.gov/vocabulary/relators/aut 
710 2 |a SpringerLink (Online service) 
773 0 |t Springer Nature eBook 
776 0 8 |i Printed edition:  |z 9783031856235 
776 0 8 |i Printed edition:  |z 9783031856259 
776 0 8 |i Printed edition:  |z 9783031856266 
856 4 0 |u https://doi.org/10.1007/978-3-031-85624-2 
912 |a ZDB-2-ENG 
912 |a ZDB-2-SXE 
912 |a ZDB-2-233 
950 |a Engineering (SpringerNature-11647) 
950 |a Engineering (R0) (SpringerNature-43712) 
950 |a Focus Bundle Electrical and Electronic Engineering (SpringerNature-85403)