Design and Architecture for Signal and Image Processing 18th International Workshop, DASIP 2025, Barcelona, Spain, January 20–22, 2025, Proceedings /
This book constitutes the refereed conference proceedings of the 18th International Workshop on Design and Architecture for Signal and Image Processing, DASIP 2025, held in Barcelona, Spain, during January 20-22, 2025. The 10 full papers included in this book were carefully reviewed and selected fro...
Gardado en:
| Autor Corporativo: | |
|---|---|
| Outros autores: | , |
| Formato: | Electrónico eBook |
| Idioma: | inglés |
| Publicado: |
Cham :
Springer Nature Switzerland : Imprint: Springer,
2025.
|
| Edición: | 1st ed. 2025. |
| Series: | Lecture Notes in Computer Science,
15569 |
| Subjects: | |
| Acceso en liña: | https://doi.org/10.1007/978-3-031-87897-8 |
| Tags: |
Engadir etiqueta
Sen Etiquetas, Sexa o primeiro en etiquetar este rexistro!
|
Table of Contents:
- -- Specialized Hardware Architecture for Efficient Processing.
- CSD-Driven Speedup in RISC-V Processor.
- Efficient FPGA implementation of ViT Non-Linear Functions.
- LiFT: Lightweight,FPGA-tailored 3D object detection based on LIDAR data.
- Efficient Processing using AI for Image, Vision and Signal Applications.
- A practical HW-Aware NAS flow for AI vision applications on embedded heterogeneous SoCs.
- Endoscopy image classification for wireless cpasules with CNNs on microcontroller-based platforms.
- Joint Underwater Depth Estimation and Dehazing from Single Image using Attention U-Net.
- KD-AHOSVD: Neural Network Compression via Knowledge Distillation and Tensor Decomposition.
- Analysis of Emerging Techniques for Signal Processing Applications.
- Novel scheduling and shifter networks for 5G LDPC decoders.
- Comparison Between In-core Hardware IDS, Off-core Hardware IDS and Software IDS.
- Comparative Study of Memory Optimization Techniques for Dataflow-modeled Applications.