Accelerating Network Functions Using Reconfigurable Hardware Design and Validation of High Throughput and Low Latency Network Functions at the Access Edge /
This book reports on new concepts and methods to design network functions on programmable hardware to accelerate connectivity. First, it introduces the host bypassing concept for improved integration of hardware accelerators in computer systems operating 5G radio access networks. This novel concept...
Saved in:
| Main Author: | |
|---|---|
| Corporate Author: | |
| Format: | Electronic eBook |
| Language: | English |
| Published: |
Cham :
Springer Nature Switzerland : Imprint: Springer,
2024.
|
| Edition: | 1st ed. 2024. |
| Series: | Springer Theses, Recognizing Outstanding Ph.D. Research,
|
| Subjects: | |
| Online Access: | https://doi.org/10.1007/978-3-031-52872-9 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
System Under Maintenance
Our Library Management System is currently under maintenance.
Holdings and item availability information is currently unavailable. Please accept our apologies for any inconvenience this may cause and contact us for further assistance: