Accelerating Network Functions Using Reconfigurable Hardware Design and Validation of High Throughput and Low Latency Network Functions at the Access Edge /
This book reports on new concepts and methods to design network functions on programmable hardware to accelerate connectivity. First, it introduces the host bypassing concept for improved integration of hardware accelerators in computer systems operating 5G radio access networks. This novel concept...
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Körperschaft: | |
| Format: | Elektronisch E-Book |
| Sprache: | Englisch |
| Veröffentlicht: |
Cham :
Springer Nature Switzerland : Imprint: Springer,
2024.
|
| Ausgabe: | 1st ed. 2024. |
| Schriftenreihe: | Springer Theses, Recognizing Outstanding Ph.D. Research,
|
| Schlagworte: | |
| Online-Zugang: | https://doi.org/10.1007/978-3-031-52872-9 |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Schreiben Sie den ersten Kommentar!